

Integrated Synthesizer and VCO

ADF4360-1

FEATURES

Output frequency range: 2050 MHz to 2450 MHz
Divide-by-2 output
3.0 V to 3.6 V power supply
1.8 V logic compatibility
Integer-N synthesizer
Programmable dual-modulus prescaler 8/9, 16/17, 32/33
Programmable output power level
3-wire serial interface

APPLICATIONS

Analog and digital lock detect

Wireless handsets (DECT, GSM, PCS, DCS, WCDMA)
Test equipment
Wireless LANs
CATV equipment

Hardware and software power-down mode

GENERAL DESCRIPTION

The ADF4360-1 is a fully integrated integer-N synthesizer and voltage controlled oscillator (VCO). The ADF4360-1 is designed for a center frequency of 2250 MHz. In addition, there is a divide-by-2 option available, whereby the user gets an RF output of between 1025 MHz and 1225 MHz.

Control of all the on-chip registers is through a simple 3-wire interface. The device operates with a power supply ranging from $3.0\,\mathrm{V}$ to $3.6\,\mathrm{V}$ and can be powered down when not in use.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

TABLE OF CONTENTS

Specifications
Timing Characteristics
Absolute Maximum Ratings
Transistor Count
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Circuit Description
Reference Input Section
Prescaler (P/P + 1)
A and B Counters
R Counter
PFD and Charge Pump
MUXOUT and Lock Detect10
Input Shift Register10

	VCO	10
	Output Stage	11
	Latch Structure	12
	Control Latch	16
	N Counter Latch	17
	R Counter Latch	17
A	pplications	18
	Direct Conversion Modulator	18
	Fixed Frequency LO	19
	Power-Up	19
	Interfacing	19
	PCB Design Guidelines for Chip-Scale Package	20
	Output Matching	20
С	Outline Dimensions2	21
	Ordering Guide	21

REVISION HISTORY

Changes to Specifications	3
Changes to Table 6	12
Changes to Table 7	
Changes to Table 9	15

8/03—Revision 0: Initial Version

SPECIFICATIONS1

 $AV_{DD} = DV_{DD} = V_{VCO} = 3.3~V~\pm~10\%; AGND = DGND = 0~V; T_{A} = T_{MIN}~to~T_{MAX}, unless~otherwise~noted.$

Table 1.

Parameter	B Version	Unit	Conditions/Comments
REF _{IN} CHARACTERISTICS			
REF _{IN} Input Frequency	10/250	MHz min/max	For f < 10 MHz, use a dc-coupled CMOS compatible square wave, slew rate > 21 V/µs.
REF _{IN} Input Sensitivity	0.7/AV _{DD}	p-p min/max	AC-coupled.
·	0 to AV _{DD}	V max	CMOS compatible.
REF _{IN} Input Capacitance	5.0	pF max	
REF _{IN} Input Current	±100	μA max	
PHASE DETECTOR			
Phase Detector Frequency ²	8	MHz max	
CHARGE PUMP			
I _{CP} Sink/Source³			With $R_{SET} = 4.7 \text{ k}\Omega$.
High Value	2.5	mA typ	
Low Value	0.312	mA typ	
R _{SET} Range	2.7/10	kΩ	
I _{CP} 3-State Leakage Current	0.2	nA typ	
Sink and Source Current Matching	2	% typ	$1.25 \text{ V} \le \text{V}_{CP} \le 2.5 \text{ V}.$
I _{CP} vs. V _{CP}	1.5	% typ	$1.25 \text{ V} \le \text{V}_{CP} \le 2.5 \text{ V}.$
I _{CP} vs. Temperature	2	% typ	$V_{CP} = 2.0 \text{ V}.$
LOGIC INPUTS			
V _{INH} , Input High Voltage	1.5	V min	
V _{INL} , Input Low Voltage	0.6	V max	
I _{INH} /I _{INL} , Input Current	±1	μA max	
C _{IN} , Input Capacitance	3.0	pF max	
LOGIC OUTPUTS			
V _{он} , Output High Voltage	DV _{DD} - 0.4	V min	CMOS output chosen.
I _{OH} , Output High Current	500	μA max	
V _{OL} , Output Low Voltage	0.4	V max	$I_{OL} = 500 \mu A.$
POWER SUPPLIES			
AV_DD	3.0/3.6	V min/V max	
DV_DD	AV _{DD}		
V_{VCO}	AV _{DD}		
AI_{DD}^4	10	mA typ	
DI_{DD}^{4}	2.5	mA typ	
lvco ^{4, 5}	24.0	mA typ	$I_{CORE} = 15 \text{ mA}.$
I _{RFOUT} ⁴	3.5–11.0	mA typ	RF output stage is programmeable.
Low Power Sleep Mode⁴	7	μA typ	
RF OUTPUT CHARACTERISTICS ⁵			
VCO Output Frequency	2050/2450	MHz min/max	$I_{CORE} = 15 \text{ mA}.$
VCO Sensitivity	57	MHz/V typ	
Lock Time ⁶	400	μs typ	To within 10 Hz of final frequency.
Frequency Pushing, (Open Loop)	6	MHz/V typ	
Frequency Pulling, (Open Loop)	15	kHz typ	Into 2.00 VSWR load.
Harmonic Content (Second)	-20	dBc typ	
Harmonic Content (Third)	-35	dBc typ	
Output Power ^{5,7}	-13/-6	dBm typ	Programmable in 3 dB steps. Table 7.
Output Power Variation	±3	dB typ	For tuned loads, see Output Matching section.
VCO Tuning Range	1.25/2.5	V min/max	

Parameter	B Version	Unit	Conditions/Comments
NOISE CHARACTERISTICS ^{1, 5}			
VCO Phase Noise Performance8	-110	dBc/Hz typ	@ 100 kHz offset from carrier.
	-130	dBc/Hz typ	@ 1 MHz offset from carrier.
	-141	dBc/Hz typ	@ 3 MHz offset from carrier.
	-148	dBc/Hz typ	@ 10 MHz offset from carrier.
Synthesizer Phase Noise Floor ⁹	-172	dBc/Hz typ	@ 25 kHz PFD frequency.
	-163	dBc/Hz typ	@ 200 kHz PFD frequency.
	-147	dBc/Hz typ	@ 8 MHz PFD frequency.
In-Band Phase Noise ^{10, 11}	-81	dBc/Hz typ	@ 1 kHz offset from carrier.
RMS Integrated Phase Error ¹²	0.72	Degrees typ	100 Hz to 100 kHz.
Spurious Signals due to PFD Frequency ^{11, 13}	-70	dBc typ	

¹ Operating temperature range is: -40°C to +85°C.

² Guaranteed by design. Sample tested to ensure compliance.
³ I_{CP} is internally modified to maintain constant-loop gain over the frequency range.

 $^{^{4}}$ T_A = 25°C; AV_{DD} = DV_{DD} = V_{VCO} = 3.3 V; P = 32.

⁵ These characteristics are guaranteed for VCO Core Power = 15 mA.

⁶ Jumping from 2.05 GHz to 2.45 GHz. PFD frequency = 200 kHz; loop bandwidth = 10 kHz.

 $^{^7}$ Using 50 Ω resistors to V_{VCO}, into a 50 Ω load. For tuned loads, see Output Matching section. 8 The noise of the VCO is measured in open-loop conditions.

⁹ The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider value).

¹⁰ The phase noise is measured with the EVAL-ADF4360-xEB1 Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for the synthesizer; offset frequency = 1 kHz.

 $^{^{11}}$ f_{REFIN} = 10 MHz; f_{PFD} = 200 kHz; N = 12500; Loop B/W = 10 kHz. 12 f_{REFIN} = 10 MHz; f_{PFD} = 1 MHz; N = 2400; Loop B/W = 25 kHz.

¹³ The spurious signals are measured with the EVAL-ADF4360-xEB1 Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for the synthesizer; $f_{REFOUT} = 10 \text{ MHz} @ 0 \text{ dBm}$.

TIMING CHARACTERISTICS

 $AV_{DD} = DV_{DD} = V_{VCO} = 3.3 \ V \pm 10\%; AGND = DGND = 0 \ V; 1.8 \ V \ and \ 3 \ V \ logic \ levels \ used; T_A = T_{MIN} \ to \ T_{MAX}, unless \ otherwise \ noted.$

Table 2.

Parameter	Limit at T _{MIN} to T _{MAX} (B Version)	Unit	Test Conditions/Comments
t ₁	20	ns min	LE Setup Time
t_2	10	ns min	DATA to CLOCK Setup Time
t ₃	10	ns min	DATA to CLOCK Hold Time
t ₄	25	ns min	CLOCK High Duration
t ₅	25	ns min	CLOCK Low Duration
t ₆	10	ns min	CLOCK to LE Setup Time
t ₇	20	ns min	LE Pulse Width




Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter	Rating
AV _{DD} to GND ¹	−0.3 V to +3.9 V
AV_{DD} to DV_{DD}	−0.3 V to +0.3 V
V _{vco} to GND	−0.3 V to +3.9 V
V_{VCO} to AV_{DD}	−0.3 V to +0.3 V
Digital I/O Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Analog I/O Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
REF _{IN} to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range	
Maximum Junction Temperature	150°C
CSP θ_{JA} Thermal Impedance	
(Paddle Soldered)	50°C/W
(Paddle Not Soldered)	88°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device is a high performance RF integrated circuit with an ESD rating of <1 kV and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

TRANSISTOR COUNT

12543 (CMOS) and 700 (Bipolar)

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $^{^{1}}$ GND = AGND = DGND = 0 V.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Function
1	CPGND	Charge Pump Ground. This is the ground return path for the charge pump.
2	AV _{DD}	Analog Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin. AV _{DD} must have the same value as DV _{DD} .
3, 8 to 11, 22	AGND	Analog Ground. This is the ground return path of the prescaler and VCO.
4	RF _{OUT} A	VCO Output. The output level is programmable from –6 dBm to –13 dBm. See the Output Matching section for a description of the various output stages.
5	RF _{OUT} B	VCO Complementary Output. The output level is programmable from –6 dBm to –13 dBm. See Output Matching section for a description of the various output stages.
6	V _{VCO}	Power Supply for the VCO. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin. V _{VCO} must have the same value as AV _{DD} .
7	V _{TUNE}	Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP output voltage.
12	C _C	Internal Compensation Node. This pin must be decoupled to ground with a 10 nF capacitor.
13	R _{SET}	Connecting a resistor between this pin and CP_{GND} sets the maximum charge pump output current for the synthesizer. The nominal voltage potential at the R_{SET} pin is 0.6 V. The relationship between I_{CP} and R_{SET} is
		$I_{CPmax} = \frac{11.75}{R_{SET}}$
		With $R_{SET} = 4.7 \text{ k}\Omega$, $I_{CPMAX} = 2.5 \text{ mA}$.
14	C _N	Internal Compensation Node. This pin must be decoupled to V _{VCO} with a 10 µF capacitor.
15	DGND	Digital Ground.
16	REF _{IN}	Reference Input. This is a CMOS input with a nominal threshold of $V_{DD}/2$ and a dc equivalent input resistance of 100 k Ω . See Figure 10. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.
17	CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
18	DATA	Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high impedance CMOS input.
19	LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, and the relevant latch is selected using the control bits.
20	MUXOUT	This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to be accessed externally.
21	DV_{DD}	Digital Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. DV _{DD} must have the same value as AV _{DD} .
23	CE	Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state mode. Taking the pin high powers up the device depending on the status of the power-down bits.
24	СР	Charge Pump Output. When enabled, this provides $\pm I_{CP}$ to the external loop filter, which in turn drives the internal VCO.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Open Loop VCO Phase Noise




Figure 5. VCO Phase Noise, 2250 MHz, 200 kHz PFD, 10 kHz Loop Bandwidth




Figure 6. VCO Phase Noise, 1125 MHz, Divide-by-2 Enabled 200 kHz PFD, 10 kHz Loop Bandwidth




Figure 7. Close-In Phase Noise at 2250 MHz (200 kHz Channel Spacing)




Figure 8. Reference Spurs at 2250 MHz (200 kHz Channel Spacing, 10 kHz Loop Bandwidth)




Figure 9. Reference Spurs at 2250 MHz (1 MHz Channel Spacing, 25 kHz Loop Bandwidth)

CIRCUIT DESCRIPTION

REFERENCE INPUT SECTION

The reference input stage is shown in Figure 10. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed, and SW1 and SW2 are opened. This ensures that there is no loading of the REF $_{\rm IN}$ pin on power-down.




Figure 10. Reference Input Stage

PRESCALER(P/P + 1)

The dual-modulus prescaler (P/P + 1), along with the A and B counters, enables the large division ratio, N, to be realized (N = BP + A). The dual-modulus prescaler, operating at CML levels, takes the clock from the VCO and divides it down to a manageable frequency for the CMOS A and B counters. The prescaler is programmable. It can be set in software to 8/9, 16/17, or 32/33 and is based on a synchronous 4/5 core. There is a minimum divide ratio possible for fully contiguous output frequencies; this minimum is determined by P, the prescaler value, and is given by (P^2-P) .

A AND B COUNTERS

The A and B CMOS counters combine with the dual-modulus prescaler to allow a wide range division ratio in the PLL feedback counter. The counters are specified to work when the prescaler output is 300 MHz or less. Thus, with a VCO frequency of 2.5 GHz, a prescaler value of 16/17 is valid, but a value of 8/9 is not valid.

Pulse Swallow Function

The A and B counters, in conjunction with the dual-modulus prescaler, make it possible to generate output frequencies that are spaced only by the reference frequency divided by R. The VCO frequency equation is

$$f_{VCO} = [(P \times B) + A] \times f_{REFIN} / R$$

where:

*f*_{VCO} is the output frequency of the VCO.

P is the preset modulus of the dual-modulus prescaler (8/9, 16/17, and so on).

B is the preset divide ratio of the binary 13-bit counter (3 to 8191). A is the preset divide ratio of the binary 5-bit swallow counter (0 to 31). f_{REFIN} is the external reference frequency oscillator.




Figure 11. A and B Counters

R COUNTER

The 14-bit R counter allows the input reference frequency to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed.

PFD AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter (N = BP + A) and produces an output proportional to the phase and frequency difference between them. Figure 12 is a simplified schematic. The PFD includes a programmable delay element that controls the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs. Two bits in the R counter latch, ABP2 and ABP1, control the width of the pulse (see Table 9).




Figure 12. PFD Simplified Schematic and Timing (In Lock)

MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4360 family allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M3, M2, and M1 in the function latch. The full truth table is shown on Table 7. Figure 13 shows the MUXOUT section in block diagram form.

Lock Detect

MUXOUT can be programmed for two types of lock detect: digital and analog. Digital lock detect is active high. When LDP in the R counter latch is set to 0, digital lock detect is set high when the phase error on three consecutive phase detector cycles is less than 15 ns.

With LDP set to 1, five consecutive cycles of less than 15 ns phase error are required to set the lock detect. It will stay set high until a phase error of greater than 25 ns is detected on any subsequent PD cycle.

The N-channel open-drain analog lock detect should be operated with an external pull-up resistor of $10~k\Omega$ nominal. When lock has been detected, this output will be high with narrow low-going pulses.




Figure 13. MUXOUT Circuit

INPUT SHIFT REGISTER

The ADF4360 family's digital section includes a 24-bit input shift register, a 14-bit R counter, and an 18-bit N counter, comprising of a 5-bit A counter and a 13-bit B counter. Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two LSBs—DB1, DB0—as shown in Figure 2.

The truth table for these bits is shown in Table 5. Table 6 shows a summary of how the latches are programmed. Note that the test modes latch is used for factory testing and should not be programmed by the user.

Table 5. C2 and C1 Truth Table

Cont	rol Bits	Data Latch
C2	C1	
0	0	Control Latch
0	1	R Counter
1	0	N Counter (A and B)
1	1	Test Modes Latch

VCO

The VCO core in the ADF4360 family uses eight overlapping bands, as shown in Figure 14, to allow a wide frequency range to be covered without a large VCO sensitivity (K_V) and resultant poor phase noise and spurious performance.

The correct band is chosen automatically by the band select logic at power-up or whenever the N counter latch is updated. It is important that the correct write sequence be followed at power-up. This sequence is

- 1. R counter latch
- 2. Control latch
- 3. N counter latch

During band select, which takes five PFD cycles, the VCO V_{TUNE} is disconnected from the output of the loop filter and connected to an internal reference voltage.




Figure 14. Frequency vs. V_{TUNE}, ADF4360-1

The R counter output is used as the clock for the band select logic and should not exceed 1 MHz. A programmable divider is provided at the R counter input to allow division by 1, 2, 4, or 8 and is controlled by Bits BSC1 and BSC2 in the R counter latch. Where the required PFD frequency exceeds 1 MHz, the divide ratio should be set to allow enough time for correct band selection.

After band select, normal PLL action resumes. The nominal value of K_V is 57 MHz/V or 28 MHZ/V if divide-by-2 operation has been selected (by programming DIV2 (DB22), high in the N counter latch). The ADF4360 family contains linearization circuitry to minimize any variation of the product of $I_{\mathbb{CP}}$ and K_V .

The operating current in the VCO core is programmable in four steps: 5 mA, 10 mA, 15 mA, and 20 mA. This is controlled by Bits PC1 and PC2 in the control latch.

OUTPUT STAGE

The RF_{OUT}A and RF_{OUT}B pins of the ADF4360 family are connected to the collectors of an NPN differential pair driven by buffered outputs of the VCO, as shown in Figure 15. To allow the user to optimize the power dissipation versus the output power requirements, the tail current of the differential pair is programmable via Bits PL1 and PL2 in the control latch. Four current levels may be set: 3.5 mA, 5 mA, 7.5 mA, and 11 mA. These levels give output power levels of $-13~\text{dBm}, -10.5~\text{dBm}, -8~\text{dBm}, \text{and} -6~\text{dBm}, \text{respectively, using a 50 }\Omega$ resistor to $V_{\rm DD}$ and ac coupling into a 50 Ω load. Alternatively, both outputs can be combined in a 1+1:1 transformer or a 180° microstrip coupler (see the Output Matching section).

If the outputs are used individually, the optimum output stage consists of a shunt inductor to $V_{\rm DD}$.

Another feature of the ADF4360 family is that the supply current to the RF output stage is shut down until the part achieves lock as measured by the digital lock detect circuitry. This is enabled by the Mute-Till-Lock Detect (MTLD) bit in the control latch.




Figure 15. Output Stage ADF4360-1

LATCH STRUCTURE

Table 6 shows the three on-chip latches for the ADF4360 family. The two LSBs decide which latch is programmed.

Table 6. Latch Structure

CONTROL LATCH

PRESCALER VALUE		≥≥	POWER- DOWN 1	CURRENT SETTING 2		CURRENT SETTING 1			OUTPUT POWER LEVEL		MUTE-TILL- LD	IUTE-T		CP THREE- STATE PHASE DETECTOR POLARITY		MUXOUT CONTROL			CORE POWER LEVEL		CONTROL BITS		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P2 P1		PD2	PD1	CPI6	CPI5	CPI4	CPI3	CPI2	CPI1	PL2	PL1	MTLD	CPG	СР	PDP	М3	M2	M1	CR	PC2	PC1	C2 (0)	C1 (0)

N COUNTER LATCH

DIVIDE-BY- 2 SELECT	DIVIDE- BY-2	CP GAIN						13-BIT	B COU	NTER						RESERVED		5-BIT	A COUI	NTER		CON ⁻	TROL TS
DB23	DB22	DB21	DB20	320 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8											DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
DIVSEL	DIV2	CPG	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	B1	RSV	A5	A4	А3	A2	A1	C2 (1)	C1 (0)

R COUNTER LATCH

RESERVED	RESERVED		ND ECT OCK	TEST MODE BIT	LOCK DETECT PRECISION	AN BACK PUI WIE	LASH LSE		14-BIT REFERENCE COUNTER												CON' BI	TROL TS	
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
RSV	RSV	BSC2	BSC1	тмв	LDP	ABP2	ABP1	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (0)	C1 (1)

Rev. A | Page 12 of 24

Table 7. Control Latch




Table 8. N Counter Latch





Table 9. R Counter Latch



CONTROL LATCH

With (C2, C1) = (0, 0), the control latch is programmed. Table 7 shows the input data format for programming the control latch.

Prescaler Value

In the ADF4360 family, P2 and P1 in the control latch set the prescaler values.

Power-Down

DB21 (PD2) and DB20 (PD1) provide programmable power-down modes.

In the programmed asynchronous power-down, the device powers down immediately after latching a 1 into Bit PD1, with the condition that PD2 has been loaded with a 0. In the programmed synchronous power-down, the device power-down is gated by the charge pump to prevent unwanted frequency jumps. Once the power-down is enabled by writing a 1 into Bit PD1 (on the condition that a 1 has also been loaded to PD2), the device will go into power-down on the second rising edge of the R counter output, after LE goes high. When the CE pin is low, the device is immediately disabled regardless of the state of PD1 or PD2.

When a power-down is activated (either in synchronous or asynchronous mode), the following events occur:

- All active dc current paths are removed.
- The R, N, and timeout counters are forced to their load state conditions.
- The charge pump is forced into three-state mode.
- The digital lock detect circuitry is reset.
- The RF outputs are debiased to a high impedance state.
- The reference input buffer circuitry is disabled.
- The input register remains active and capable of loading and latching data.

Charge Pump Currents

CPI3, CPI2, and CPI1 in the ADF4360 family determine Current Setting 1.

CPI6, CPI5, and CPI4 determine Current Setting 2. See the truth table in Table 7.

Output Power Level

Bits PL1 and PL2 set the output power level of the VCO. See the truth table in Table 7.

Mute-Till-Lock Detect

DB11 of the control latch in the ADF4360 family is the Mute-Till-Lock Detect bit. This function, when enabled, ensures that the RF outputs are not switched on until the PLL is locked.

CP Gain

DB10 of the control latch in the ADF4360 family is the Charge Pump Gain bit. When it is programmed to a 1, Current Setting 2 is used. When it is programmed to a 0, Current Setting 1 is used.

Charge Pump Three-State

This bit puts the charge pump into three-state mode when programmed to a 1. It should be set to 0 for normal operation.

Phase Detector Polarity

The PDP bit in the ADF4360 family sets the phase detector polarity. The positive setting enabled by programming a 1 is used when using the on-chip VCO with a passive loop filter or with an active noninverting filter. It can also be set to 0. This is required if an active inverting loop filter is used.

MUXOUT Control

The on-chip multiplexer is controlled by M3, M2, and M1. See the truth table in Table 7.

Counter Reset

DB4 is the counter reset bit for the ADF4360 family. When this is 1, the R counter and the A, B counters are reset. For normal operation, this bit should be 0.

Core Power Level

PC1 and PC2 set the power level in the VCO core. The recommended setting is 15 mA. See the truth table in Table 7.

N COUNTER LATCH

With (C2, C1) = (1, 0), the N counter latch is programmed. Table 8 shows the input data format for programming the N counter latch.

A Counter Latch

A5 to A1 program the 5-bit A counter. The divide range is 0 (00000) to 31 (11111).

Reserved Bits

DB7 is a spare bit and has been designated as Reserved. It should be programmed to 0.

B Counter Latch

B13 to B1 program the B counter. The divide range is 3 (00.....0011) to 8191 (11....111).

Overall Divide Range

The overall divide range is defined by $((P \times B) + A)$, where P is the prescaler value.

CP Gain

DB21 of the N counter latch in the ADF4360 family is the charge pump gain bit. When this is programmed to 1, Current Setting 2 is used. When programmed to 0, Current Setting 1 is used. This bit can also be programmed through DB10 of the control latch. The bit will always reflect the latest value written to it, whether this is through the control latch or the N counter latch.

Divide-by-2

DB22 is the divide-by-2 bit. When set to 1, the output divide-by-2 function is chosen. When it is set to 0, normal operation occurs.

Divide-by-2 Select

DB23 is the divide-by-2 select bit. When programmed to 1, the divide-by-2 output is selected as the prescaler input. When set to 0, the fundamental is used as the prescaler input. For example, using the output divide-by-2 feature and a PFD frequency of 200 kHz, the user will need a value of N = 12,000 to generate 1.2 GHz. With the divide-by-2 select bit high, the user may keep N = 6,000.

R COUNTER LATCH

With (C2, C1) = (0, 1), the R counter latch is programmed. Table 9 shows the input data format for programming the R counter latch.

R Counter

R1 to R14 set the counter divide ratio. The divide range is 1 (00.....001) to 16383 (111.....111).

Antibacklash Pulse Width

DB16 and DB17 set the antibacklash pulse width.

Lock Detect Precision

DB18 is the lock detect precision bit and sets the number of references cycles with less than 15 ns phase error for entering the locked state. With LDP at 1, five cycles are taken, and with LDP at 0, three cycles are taken.

Test Mode Bit

DB19 is the test mode bit (TMB) and should be set to 0. With TMB = 0, the contents of the test mode latch are ignored and normal operation occurs as determined by the contents of the control latch, R counter latch, and N counter latch. Note that test modes are for factory testing only and should not be programmed by the user.

Band Select Clock

These bits set a divider for the band select logic clock input. The output of the R counter is by default the value used to clock the band select logic, but if this value is too high (>1 MHz), a divider can be switched on to divide the R counter output to a smaller value (see Table 9).

Reserved Bits

DB23 to DB22 are spare bits and have been designated as Reserved. They should be programmed to 0.

APPLICATIONS

DIRECT CONVERSION MODULATOR

Direct conversion architectures are increasingly being used to implement base station transmitters. Figure 16 shows how ADI parts can be used to implement such a system.

The circuit block diagram shows the AD9761 TxDAC* being used with the AD8349. The use of dual integrated DACs, such as the AD9761 with its specified ± 0.02 dB and ± 0.004 dB gain and offset matching characteristics, ensures minimum error contribution (over temperature) from this portion of the signal chain.

The local oscillator is implemented using the ADF4360-1. The low-pass filter was designed using ADIsimPLL for a channel spacing of 1 MHz and an open-loop bandwidth of 25 kHz. The frequency range of the ADF4360-1 (2.05 GHz to 2.45 GHz) makes it ideally suited for implementation of a Bluetooth* transceiver.

The LO ports of the AD8349 can be driven differentially from the complementary RF_{OUT}A and RF_{OUT}B outputs of the ADF4360-1. This gives a better performance than a single-ended LO driver and eliminates the often necessary use of a balun to convert from a single-ended LO input to the more desirable differential LO inputs for the AD8349. The typical rms phase noise (100 Hz to 100 kHz) of the LO in this configuration is 1.09°.

The AD8349 accepts LO drive levels from -10 dBm to 0 dBm. The optimum LO power can be software programmed on the ADF4360-1, which allows levels from -13 dBm to -6 dBm from each output.

The RF output is designed to drive a 50 Ω load but must be accoupled, as shown in Figure 16. If the I and Q inputs are driven in quadrature by 2 V p-p signals, the resulting output power from the modulator will be approximately 2 dBm.




Figure 16. Direct Conversion Modulator

FIXED FREQUENCY LO

Figure 17 shows the ADF4360-1 used as a fixed frequency LO at 2.2 GHz. The low-pass filter was designed using ADIsimPLL for a channel spacing of 8 MHz and an open-loop bandwidth of 40 kHz. The maximum PFD frequency of the ADF4360-1 is 8 MHz. Since using a larger PFD frequency allows users to use a smaller N, the in-band phase noise is reduced to as low as possible, -99 dBc/Hz. The 40 kHz bandwidth is chosen to be just greater than the point at which the open-loop phase noise of the VCO is -99 dBc/Hz, thus giving the best possible integrated noise. The typical rms phase noise (100 Hz to 100 kHz) of the LO in this configuration is 0.3°. The reference frequency is from a 16 MHz TCXO from Fox, thus an R value of 2 is programmed. Taking into account the high PFD frequency and its effect on the band select logic, the band select clock divider is enabled. In this case, a value of 8 is chosen. A very simple pull-up resistor and dc blocking capacitor complete the RF output stage.




Figure 17. Fixed Frequency LO

POWER-UP

After power-up, the part needs three writes for normal operation. The correct sequence is to the R counter latch, followed by the control latch, and N counter latch.

INTERFACING

The ADF4360 family has a simple SPI* compatible serial interface for writing to the device. CLK, DATA, and LE control the data transfer. When LE goes high, the 24 bits that have been clocked into the appropriate register on each rising edge of CLK will get transferred to the appropriate latch. See Figure 2 for the timing diagram and Table 5 for the latch truth table.

The maximum allowable serial clock rate is 20 MHz. This means the maximum update rate possible is 833 kHz or one update every 1.2 microseconds. This is certainly more than adequate for systems that will have typical lock times in hundreds of microseconds.

ADuC812 Interface

Figure 18 shows the interface between the ADF4360 family and the ADuC812 MicroConverter $^{\circ}$. Since the ADuC812 is based on an 8051 core, this interface can be used with any 8051 based microcontroller. The MicroConverter is set up for SPI master mode with CPHA = 0. To initiate the operation, the I/O port driving LE is brought low. Each latch of the ADF4360 family needs a 24-bit word, which is accomplished by writing three 8-bit bytes from the MicroConverter to the device. When the third byte has been written, the LE input should be brought high to complete the transfer.




Figure 18. ADuC812 to ADF4360-x Interface

I/O port lines on the ADuC812 are also used to control power-down (CE input) and detect lock (MUXOUT configured as lock detect and polled by the port input). When operating in the described mode, the maximum SCLOCK rate of the ADuC812 is 4 MHz. This means that the maximum rate at which the output frequency can be changed is 166 kHz.

ADSP-2181 Interface

Figure 19 shows the interface between the ADF4360 family and the ADSP-21xx digital signal processor. The ADF4360 family needs a 24-bit serial word for each latch write. The easiest way to accomplish this using the ADSP-21xx family is to use the autobuffered transmit mode of operation with alternate framing. This provides a means for transmitting an entire block of serial data before an interrupt is generated.




Figure 19. ADSP-21xx to ADF4360-x Interface

Set up the word length for 8 bits and use three memory locations for each 24-bit word. To program each 24-bit latch, store the 8-bit bytes, enable the autobuffered mode, and write to the transmit register of the DSP. This last operation initiates the autobuffer transfer.

PCB DESIGN GUIDELINES FOR CHIP-SCALE PACKAGE

The leads on the chip-scale package (CP-24) are rectangular. The printed circuit board pad for these should be 0.1 mm longer than the package lead length and 0.05 mm wider than the package lead width. The lead should be centered on the pad to ensure that the solder joint size is maximized.

The bottom of the chip-scale package has a central thermal pad. The thermal pad on the printed circuit board should be at least as large as this exposed pad. On the printed circuit board, there should be a clearance of at least 0.25 mm between the thermal pad and the inner edges of the pad pattern to ensure that shorting is avoided.

Thermal vias may be used on the printed circuit board thermal pad to improve thermal performance of the package. If vias are used, they should be incorporated in the thermal pad at 1.2 mm pitch grid. The via diameter should be between 0.3 mm and 0.33 mm, and the via barrel should be plated with 1 ounce of copper to plug the via.

The user should connect the printed circuit thermal pad to AGND. This is internally connected to AGND.

OUTPUT MATCHING

There are a number of ways to match the output of the ADF4360-1 for optimum operation; the most basic is to use a 50 Ω resistor to $V_{\rm VCO}.$ A dc bypass capacitor of 100 pF is connected in series as shown Figure 20. Because the resistor is not frequency dependent, this provides a good broadband match. The output power in the circuit below typically gives–6 dBm output power into a 50 Ω load.




Figure 20. Simple ADF4360-1 Output Stage

A better solution is to use a shunt inductor (acting as an RF choke) to $V_{\rm VCO.}$ This gives a better match and hence more output power. Additionally, a series inductor is added after the dc bypass capacitor to provide a resonant LC circuit. This tunes the oscillator output and provides approximately 10 dB additional rejection of the second harmonic. The shunt inductor needs to be a relatively high value (>40 nH).

Experiments have shown that Figure 21 provides an excellent match to 50 Ω over the operating range of the ADF4360-1. This gives approximately -4 dBm output power across the frequency range of the ADF4360-1. Both single-ended architectures can be examined using the EVAL_ADF4360-1EB1 evaluation board.




Figure 21. Optimum ADF4360-1 Output Stage

If the user does not need the differential outputs available on the ADF4360, the user may either terminate the unused output or combine both outputs using a balun. The circuit in Figure 22 shows how best to combine the outputs.





Figure 22. Balun for Combining ADF4360-1 RF Outputs

The circuit in Figure 22 is a lumped lattice type LC balun. It is designed for a center frequency of 2.2 GHz and outputs 1.0 dBm at this frequency. The series 1 nH inductor is used to tune out any parasitic capacitance due to the board layout from each input, and the remainder of the circuit is used to shift the output of one RF input by 90° and the second by -90° , thus combining the two. The action of the 3.6 nH inductor and the 1.5 pF capacitor accomplish this. The 47 nH is used to provide an RF choke in order to feed the supply voltage, and the 10 pF capacitor provides the necessary dc block. To ensure good RF performance, the circuits in Figure 21 and Figure 22 were implemented with Coilcraft 0402/0603 inductors and AVX 0402 thin-film capacitors.

Alternatively, instead of the LC balun shown above, both outputs may be combined using a 180° rat-race coupler.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-2

Figure 23. 24-Lead Lead Frame Chip-Scale Package [LFCSP] (CP-24-1) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Frequency Range	Package Option	
ADF4360-1BCP	−40°C to +85°C	2050 MHz to 2450 MHz	CP-24-1	
ADF4360-1BCPRL	-40°C to +85°C	2050 MHz to 2450 MHz	CP-24-1	
ADF4360-1BCPRL7	-40°C to +85°C	2050 MHz to 2450 MHz	CP-24-1	
EVAL-ADF4360-1EB1			Evaluation Board	

NOTES

NOTES

ADF4360-1			
NOTES			
Purchase of licensed I ² C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I ² C Patent Rights to use these components in an I ² C system, provided that the system conforms to the I ² C Standard Specification as defined by Philips.			